Geschäftskunden Kundenprogramme
Vor Ort
Merkzettel Warenkorb
  • Produktbild: Simulation and Verification of Electronic and Biological Systems
  • Produktbild: Simulation and Verification of Electronic and Biological Systems

Simulation and Verification of Electronic and Biological Systems

Fr. 138.00

inkl. gesetzl. MwSt., Versandkostenfrei

Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

16.01.2011

Herausgeber

Peng Li + weitere

Verlag

Springer Netherland

Seitenzahl

196

Maße (L/B/H)

24/16.4/2.2 cm

Gewicht

470 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-94-007-0148-9

Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

16.01.2011

Herausgeber

Verlag

Springer Netherland

Seitenzahl

196

Maße (L/B/H)

24/16.4/2.2 cm

Gewicht

470 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-94-007-0148-9

Herstelleradresse

Libri GmbH
Europaallee 1
36244 Bad Hersfeld
DE

Email: gpsr@libri.de

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)
  • Produktbild: Simulation and Verification of Electronic and Biological Systems
  • Produktbild: Simulation and Verification of Electronic and Biological Systems

  • Forward. Preface. List of Contributors.

    Parallel Transistor-Level Circuit Simulation; Eric R. Keiter, Heidi K. Thornquist, Robert J. Hoekstra, Thomas V. Russo, Richard L. Schiek, and Eric L. Rankin. 1 Introduction. 2 Background. 3 Parallelism Opportunities in Circuit Simulation. 4 Graph Mitigation using Multilevel Newton Methods. 5 Software. 6 Parallel Linear Solver Strategy Comparison. 7 Graph Mitigation Example. 8 Conclusion. References.

    A Perspective on Fast-SPICE Simulation Technology; Michał Rewieński. 1 Introduction. 2 SPICE: transistor-level circuit simulation. 3 Fast-SPICE technologies. 4 Examples of fast-SPICE technologies. 5 Challenges of fast-SPICE and future research. References.

    Recent Advances in Structure-Preserving Model Order Reduction; Roland W. Freund. 1 Introduction. 2 Description of RCL Networks. 3 A Brief Review of Krylov Subspace-Based Model Order Reduction. 4 PRIMA. 5 SPRIM. 6 Thick-Restart Krylov Subspace Techniques. 7 Complex Expansion Points. 8 Concluding Remarks. References.

    Injection Locking Analysis and Simulation of Weakly Coupled Oscillator Networks; Prateek Bhansali and Jaijeet Roychowdhury. 1 Introduction. 2 Oscillators. 3 Injection Locking. 4 Coupled Oscillator Network Simulation. 5 Conclusions. References.

    Dynamic Stability of Static Memories: Concepts and Advanced Numerical Analysis Techniques; Peng Li, Wei Dong and Garng M. Huang. 1 Introduction. 2 Static Noise Margins. 3 Dynamic Stability Boundaries of Bistable Systems. 4 Dynamic Noise Margins. 5 Analysis of Dynamic Noise Margins. 6 Numerical Stability of Separatrix Tracing. 7 Extension to Memory Cells Modeled as High-Dimensional Systems. 8 Conclusions. References.

    Recycling Circuit Simulation Techniques for Mass-Action Biochemical Kinetics; Jared Toettcher, Joshua F.Apgar, Anya R.Castillo, Bruce Tidor and Jacob White. 1 Introduction. 2 Illustrative Examples. 3 System Comparisons. 4 Examples. 5 Conclusions. References.

    Circuit-based Models of Biomolecular System Dynamics; Elebeoba E. May. 1 Capturing the Dynamics of Living Circuits. 2 Simulating Metabolic Processes with Genetic Control. 3 Boolean Kinetics Framework for Simulating Large Scale Gene Networks. 4 Signal Transduction Cascades. References.

    Analog Verification; Ken Kundert and Henry Chang. 1 Analog Verification. 2 Design Time Line. 3 Analog Verification Engineers. 4 Adoption. 5 Examples. 6 Conclusion. References.

    Formal Methods for Verification of Analog Circuits; Sebastian Steinhorst and Lars Hedrich. 1 Introduction. 2 The Need for Formal Methods. 3 Overview over Formalized Analog Verification Methods. 4 Unifying and Formalizing Analog Verification Methodologies. 5 Experimental Results. 6 Conclusions. References.

    Index.