KI-Beratung Beta

  • Produktbild: Scalable and Near-Optimal Design Space Exploration for Embedded Systems
  • Produktbild: Scalable and Near-Optimal Design Space Exploration for Embedded Systems

Scalable and Near-Optimal Design Space Exploration for Embedded Systems

Fr. 138.00

inkl. gesetzl. MwSt., Versandkostenfrei


Beschreibung

This book describes scalable and near-optimal, processor-level design space exploration (DSE) methodologies. The authors present design methodologies for data storage and processing in real-time, cost-sensitive data-dominated embedded systems. Readers will be enabled to reduce time-to-market, while satisfying...

Beschreibung

This book describes scalable and near-optimal, processor-level design space exploration (DSE) methodologies. The authors present design methodologies for data storage and processing in real-time, cost-sensitive data-dominated embedded systems. Readers will be enabled to reduce time-to-market, while satisfying system requirements for performance, area, and energy consumption, thereby minimizing the overall cost of the final design.

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

23.08.2016

Abbildungen

XVII, 277 p. 80 illus., 2 illus. in color.

Verlag Springer

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

23.08.2016

Abbildungen

XVII, 277 p. 80 illus., 2 illus. in color.

Verlag Springer
Seitenzahl

277

Maße (L/B/H)

23.5/15.5/1.7 cm

Gewicht

452 g

Auflage

Softcover reprint of the original 1st ed. 2014

Sprache

Englisch

ISBN

978-3-319-37830-5

Herstelleradresse

Springer Heidelberg
Tiergartenstr. 17
69121 Heidelberg
DE
buchhandel-buch@springer.com

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)

  • Produktbild: Scalable and Near-Optimal Design Space Exploration for Embedded Systems
  • Produktbild: Scalable and Near-Optimal Design Space Exploration for Embedded Systems
  • Introduction & Motivation.- Reusable DSE methodology for scalable & near-optimal frameworks.- Part I Background memory management methodologies.- Development of intra-signal in-place methodology.- Pattern representation.- Intra-signal in-place methodology for non-overlapping scenario.- Intra-signal in-place methodology for overlapping scenario.- Part II Processing related mapping methodologies.- Design-time scheduling techniques DSE framework.- Methodology to develop design-time scheduling techniques under constraints.- Design Exploration Methodology for Microprocessor & HW accelerators.- Conclusions & Future Directions.